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ClURACTERZZATION OF SIZtICON-GATE CMOS/SOS 
IKTEGRATED CIIZCUITS PROCESSED WITH 
I O N  TPPLANTATION 
RCA Corpora t i o n  
Sol id  S tncc  Technology Center  
SonierviTle, N J  08876 
Th i s  f i n a l  r e p o r t  dc sc r ihcs  progress  i n  deveLoping t h e  a p p l i c a t i o n  
of ion-implantat ion t c c l u ~ i q u ~ s  t o  s i l i c o n - g a t e  CblOS/SOS processing.  A l l  
of Cl~c: c-onvcntional doping tr*cllniqucs such a s  in si$u doping sf the epi- 
f i lm  and d i f f u s i o n  by means of doped oxides  were rep laced  by i o n  implanta- 
t ion. 
Various devicc and proccss  parameters a r c  cha rac t e r i zed  t o  gen- 
e r a t e  an  optimum proccns by tlie use of  an e x i s t i n g  SOS tes t  a r ray .  A s  
a r e s u l t ,  e x c e l l e n t  cLrcui t  performance was achicvcd. A  gene ra l  de- 
s c r i p  t i o n  of t h e  all-iotl-itnplanC;~tiorz process  is presented. 
The SOS technology developed a t  t h e  David SarnoPE Research Center ,  
Pr ince ton ,  N J ,  was t r a n s f e r r a d  t o  t h e  So l id  S t a t e  Technology Center ,  
Somervilbe, NJ, i n  1972. HCA's c u r r e n t  complementary metal-oxide 
semiconductor/s i l lcon-on-swphire (CMOS/SOS) technoloz,: uses s e l f -  
a l i gned  s i l i c o n  ga t e s .  A two-step s i l i c o n - f i l m  double-ep i tax ia l  (ep i )  
process  was used For CMOS/SOS f a b r i c a t i o n ,  and t h i s  was l a t e r  changed 
t o  a  s ing le - layer  process  apply ing  i o n  implan ta t ion  f o r  t h e  l i g h c l y  
doped s u b s t r a t e  o r  channel  area.* llowever, doped ox ides  have been 
routinely used f o r  t h e  p o l y s l l i c o n  and source-drain d i f f u s i o n s .  
A bi&!i-beam-current Bxtrionh* i o n  implanter  was i n s t a l l e d  a t  RCA 
and i s  i n  r o u t i n e  ope ra t i on .  Wafer throughput  o f  t h i s  machine i s  
comparable to r e s u l t s  ob ta ined  with t h e  convent iona l  d i f f u s i o n  technique 
f o r  high doping concen t r a t i ons  $,i, ehe degenera te  l e v e l  and makes i t  
f e a s i b l e  t o  use the machine i n  t h e  normal product ion l i n e .  
Five imp lan t a t i on  s t e p s  were used t o  complete t h e  process:  two 
low-dosage implan ta t ions  for  th reshold  v o l t a g e  c o n t r o l  and t h r e e  high- 
dosage implan ta t ions  f o r  p r ~ l y s i l i c o n  and source-drain doping. The dev ice  
c h a r a c t e r i s t i c s  a r e  e n t i r e l y  comparable t o  those  from dev ices  made by 
convent iona l  processing.  The c i r c u i t  probe y i e l d  of t h e  test c h i p  was 
94%. The s t a g e  de l ay  of t he  r i n g  o s c i l l a t o r  i s  2.46 t o  4.12 ns; i t  i s  
much Eas te r  than t h a t  (5.5 n s )  of t h e  convent iona l  process .  
This  f i n a l  t e c h n i c a l  r e p o r t  cove r s  t he  work performed by RCA Sol id  
S t a t e  Technology Center ,  Somervi l le ,  N J ,  under Cont rac t  NAS~-31986 from 
J u l y  1, I976 t o  June 30, 1977. H. Borkan, manager, custom monoli thics ,  
llad o v e r a l l  supe rv i s ion  of  t h e  program, The c o n t r a c t  was adminis tered 
*The work was developed under Cont rac t  No, F33615-73-C-5043, "Manufac- 
t u r i n g  Methods f o r  S i l i c o n  Devices on I n s u l a t i n g  Subs t r a t e s , "  f o r  A i r  
Force Mater ia l s  Laboratory,  Wright-Patterson A i r  Force Base. 
**Varian-Extrion Div is ion ,  Blockburn T n d u s t r i a l  Park, Gloucester ,  MA. 
ur,dor the tccluricai. dirocrion of John Could and Donald Routh, Marshall 
St ncc Flight Canter, Alabama, 38512, 
Contributors to  t h i s  work are J .  S. Mack for s lI fcon film deposi- 
t ion,  S, G ,  PoPicastro for processing, and A. C, Lindsbary and R. Widuta 
for ion implantation. 
XI. APPLTCATEQN OF IOli Z:PMNTATION 
Zon implan ta t ion  is a process t h a t  i n t roduces  c o n t r o l l e d  amounts 
o f  s e l ec t ed  impuri ty  stoms i n t o  t h e  s u r i a c e  o f  a semiconductor sub- 
s t r a t e  by bombardment wi th  i o n s  i n  khe kaV energy range. Compared 
wi th  doped l a y e r s  produced by o t h e r  techniques,  ion-implanted r eg ions  
a r e  gene ra l l y  shal lower,  a r e  formed a t  lower t e ~ ? e r a t u r e s ,  an:! can be 
masked by a wider range  o f  materiels, such a s  p h o t o r e s i s t ,  Si02, 
SigN4, and aluminum. However, t h e  exact doping d i s t r i b u t i o n  may be 
d i f f i c u l t  t o  p r e d i c t ,  n o t  a l l  implanted atoms may be e l e c t r i c a l l y  
a c t i v e ,  and a high d e n s i t y  o f  d e f e c t s  may remain i n  t h e  implanted reg ion ,  
Recently,  ion i m p l a ~ l t a t i o n  has bean introduced i n  semiconductor 
technology a s  a means o f  providing b e t t e r  c o n t r o l  o f  doping d e n s i t y  
and uni formi ty  than can be achieved wi th  convent iona l  doping and 
d i f f u s i o n  techniques.  The a p p l i c a t i o n  o f  ion implan ta t ion  t o  CNOS/SOS 
technology has  been successEul ly  accomplished, s imp l i fy ing  t h e  process- 
ing. I n  a d d i t i o n ,  more reproducib le  device  c h a r a c t e r i s t i c s  have been 
obtained by t h e  use o f  ion implan ta t ion ,  
R, Equipment 
An Acce le ra tors ,  1nc.k ( A I )  Model MP-200 low-beam-current i o n  
implan te r  has  been used t o  c o n t r o l  th reshold  vo l t ages ;  t h e  equipment 
i s  shown i n  Pig.  1. Th i s  equipment has  both high-volume and development 
c a p a b i l i t i e s .  Var iab le  ion sources  a r e  a v a i l a b l e ,  such a s  boron, phos- 
phorus,  a r s e n i c ,  aluminum, n i t rogen ,  helium, and argon. I n  our devel-  
opment on SOS procf5 , s ing ,  on ly  boron and phosphorus were used exc lus ive ly .  
'l'lle pexformance s p e c i f i c a c l o n s  of  t h e  equipment a r e  summarized i n  Table 1. 
A high-beam-current ion  implan te r ,  Extr ion Model 200-1000, has  
been used t o  dope polys.Ci,jcon g a t e s  and source d r a i n s .  The a c t u a l  oper- 
a t i n g  range o f  the  impJarlter I s  shown i n  Table 2. 
*Accelerators ,  Tnc. , Austin,  TX. 

TABLE I. PERFORMANCE SPECIFICATIONS OF ACCELERATORS, I N C . ,  
MODEL MP-200 I O N  IMPLANTER 
High vol tage  ou tpu t  
(cont inuously va r i ab l e )  
Output c u r r e n t  1.5 mA 
RMS r i p p l e  0.05% 
( f u l l  vo l tage  and f u l l  l oad )  
Regulat ion 1. OX 
(for  1 0 %  l i n e  v a r i a t i o n )  
I s o l a t i o n  t rensformer 3 kVA 
Ineu la t i on  O i l  
Beam scan  x-y scan, hybrid scan 
Wafer throughput 300 wafers/hour 
(2 in .  a t  1012 ions/cm2 dose) 
Dose un i formi ty  2% ac ros s  wafer 
Dose r e p r o d u c i b i l i t y  
Pumpdown time 
( t o  2 x 10-6 Torr )  
2% wafer t o  wafer 
2% ba tch  t o  ba tch  
6 min 
TABLE 2. PERFORMANCE SPECIFICATIONS OF EXTRION, INC. ,  
MODEL 200-1000 
High vo l t age  output  5 t o  200 keV 
(cons tan t ly  va r i ab l e )  
Output current: 0.1 t o  1.5 mA 
Wafer Cl~toughput 33 wafer- lots /40 min 























































































































































































































































































The range and t h e  spread o f  t h e s e  implanted atoms depend on t h e  
rolss o f  Che bombarding ion  and t h e  mass o f  t h e  s u b s t r a t e  atoms. R(E) 
and AR(E) can be c a l c u l a t e d  Eroin d a t a  compiled by nuc lear  p h y s i c i s t s  
when t h e  s u b s t r a t e  is amorphous o r  a nonchr;li$,eling d i r e c t i o n  is used. 
The normal o f  wafers  mounted on t h e  carrrbune? l a  i nc l i ned  7' from t h e  
beam d i r e c t i o n  i n  o r d e r  t o  avoid channel ill^, F t f l ~ c t s .  The d i s t r i b u t i o n  
d a t a  f o r  boron and phosphorus on a s i l i c o n  s u b s t r a t e  are p r e s e ~ ~ t e d  
i n  Table  3 and a r e  p l o t t e d  i n  Fig. 3. 
2. Implant Dosa 
The dose o f  atoms rece ived  by t h e  wafer is given by t h e  formula 
DOSE = I t 
q n A  
where 
DOSE i s  t h e  dose i n  number of i o n s  p e r  cm 2 
I is  t h e  beam c u r r e n t  i n  amperes 
t i s  t h e  implant  t i m e  i n  seconds 
q = 1.602 x lom1' coulombs 
n is t h e  number of charges  pc r  i o n  
(1 f o r  B+, 2 f o r  B ~ + ,  e t c . )  
A i s  the a r e a  implanted i n  cm 2 
The implant  dose is a l s o  c a l c u l a t e d  from t h e  a r e a  underneath t h e  
p r o f i l e  curve. I f  t h e  Gaussian d i s t r i b u t i o n  is assumed, then 
On tile A 1  i o n  implan te r ,  t h e  i n t e g r a t e d  dose (i .e. ,  t o t a l  i nc iden t  
charge)  i s  d isp layed  by a fou r -d ig i t  readout  which works i n  conjunc t ion  
TABLE 3. RANGE AND SPREAD OF BORON AND PHOSPHORUS 
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Figure 3. Rp and ARp for "B and 3 1 ~  as a function of 
implantation energy. 
with  t h e  SCALE switch. The d isp layed  number is  c a l l e d  DOSE# and is 
given by 
where Q, t h e  t o t a l  charge t h a t  should b e  implanted, is given by 
Q = q x  A x DOSE 
1 DOSE = - X SCALE x DOSE# ¶A 
= F x SCALE x DOSE# 
where F i s  a p ropor t i ona l  cons t an t  and i s  given by 
The a r e a  of t h e  t a r g e t  f o r  a 2-in. c a r r o u s e l  is  
2 30.05 cm f o r  x-y scan 
2 973.7 cm f o r  hybrid scan 
17  2 2.077 x 10 /C-cm f o r  x-y scan 
.*. P i  15 2 
6.411 x 1 0  /C-cm f o r  hybrid scan 
The F-values of t h e  A1 implanter  f o r  t h e  va r ious  wafer-size c a r r o u s e l s  
a r e  shown below: 
Wafer Diam x-y Scan Hybrid Scan 
( in .  (x  1016/~-cm2) (x  1015/~-cm2) 
Numerical Example: Let us  compute DOSE# t o  i n p l a n t  a 1.4 X loL1 c 8  
dose on 2-in. wafers  a t  2-l~C sca l e .  From Eq. (6): 
DOSE 
- F x SCALE 
0.337 count f o r  x-y scan  
10.92 count  f o r  hybrid scan 
D. Radiat ion Damage and Anneal 
One of  t h e  most important cons ide ra t i ons  i n  ion-implantat ion 
processes  i s  t h e  depth  (range) and d i s t r i b u t i o n  o f  t h e  implanted ions ,  
It is p o s s i b l e  t o  a d j u s t  t h e  depth  o f  t h e  implant by varying t h e  
a c c e l e r a t i n g  v o l t a g e  and t h e  concen t r a t i on  o f  t h e  implant by vary ing  
t h e  dose,  These f a c t o r s  a r e  d i a l e d  i n t o  t h e  machine. The range  d i s -  
t r i b u t i o n  i n  s i n g l e - c r y s t a l  s u b s t r a t e s  depends s t r o n g l y  on t h e  
o r i e n t a t i o n  o f  t h e  c r y s t a l  w i th  r e s p e c t  t o  t h e  implan ta t ion  d i r e c t i o n ,  
i .e. ,  on t h e  channel ing e f f e c t s .  Other problems inhe ren t  i n  t h e  use o f  
implan ta t ion  techniques a r i s e  from t h e  l a t t i c e - d i s o r d e r  and r ad i a t i on -  
d a m g e  e f f e c t s  produced by t h e  i nc iden t  ion.  A s  a n  implanted ion  slows 
down and comes t o  rest, i t  makee many v i o l e n t  c o l l i s i o n s  w i th  l a t t i c e  
atoms, d i s p l a c i n g  them from t h e i r  l a t t i c e  s i te.  These d i sp l aced  atoms 
can, 111 tu rn ,  d i s p l a c e  o t h e r s ;  t h e  n e t  r e s u l t  is t h e  product ion of  a 
h igh ly  d i sordered  r eg ion  around t h e  p a t h  o f  t h e  ion.  A t  s u f f i c i e n t l y  
high doses ,  t h e s e  i nd iv idua l  d i sordered  r eg ions  may ove r l ap ,  and a  
n o n c r y s t a l l i n e  o r  amorphous l a y e r  i s  formed, 
The i s o l a t e d  d i sordered  r eg ions  and t h e  amorphous l a y e r  have 
widely d i f f e r e n t  annea l  behaviors.  I n  t h e  c a s e  o f  s i l i c o n ,  t h e  i so-  
l a t e d  d i sordered  r e g i o n s  annea l  a t  moderate temperatures  o f  approxi- 
marely 300°C. The amorphous l a y e r s  annea l  a t  a n  app rec i ab ly  higher  
temperature,  i.e., a t  approximately 600°C. The annea l ing  which is 
necessary  t o  a c t i v a t e  t h e  implanted atoms w i l l  cause  some d i f f u s i o n ,  
I f  one uses bulk d i f fus ion  coe f f i c i en t s ,  t h e  impurity p r o f i l e  due t o  
the  d i f fus ion  during the  annealing cycle  can be ca lcula ted .  
Radiation damage of  SOS wafers w i l l  be annealed ou t  during the  
high-temperature process s teps,  such as channel oxide growth and d i f -  
fusion. Most of t h e  implanted impur i t ies  a r e  a l s o  ac t iva ted  during 
the high-temperature processes and requi re  no e x t r a  anneal. 
111. SUBSTRATE IMPLANTATION 
A. In t roduc t ion  
The CMOS/SOS double-epi process  r equ i r e s  two succes s ive  e p i t a x i a l  
depos i t ions  (p- and n-type) and two p h o t o r e s i s t  and e tch ing  s t e p s  t o  
d e f i n e  epi- is lands.  The concent ra t ions  of  b o t h  e p i t a x i a l  f i lms  are 
i n  t h e  range o f  3 t o  5 x 1015 ~ m - ~ .  Extremely c a r e f u l  c o n t r o l  is  
needed because t h e  doping l e v e l s  are very l i g h t  and t h e  c i r c u i t  per- 
formance i s  c r i t i c a l l y  dependent upon them. An important  a spec t  of 
the a p p l i c a t i o n  of i o n  implanta t ion  i n t o  t h e  semiconductor is t h a t  t h e  
number of implanted ions  i s  con t ro l l ed  by t h e  e x t e r n a l  system. This  
lets us use  t h e  same s t a r t i n g  m a t e r i a l  f o r  var ious  processes  and 
app l i ca t ions .  
Applicat ion of i on  implanta t ion  t o  t h e  CMOS/SOS process  has 
s e v e r a l  potential advantages: (1) It requ i r e s  only  one e p i t a x i a l  f i l m  
growth. The f i l m  can b e  i n t r i n s i c  and r e q u i r e s  no impuri ty  doping 
dur ing  t h e  depos i t i on  cycle.  Therefore,  t h e  same s t a r t i n g  SOS wafers  
can b e  used f o r  var ious  processes.  (2) Both p- and n-is lands can b e  
def ined  w i t h  one mask which e l imina te s  a c r i t i c a l  p h o t o r e s i s t  and 
e t ch ing  s t e p  and al lows closet:  spac ing  of  t h e  i s l ands .  (3) The doping 
is uniform a c r o s s  t h e  wafer  and reproducib le  from run  t o  run. 
2 B. Ion-Implant (I ) Process  
Exce l len t  r e s u l t s  have been obta ined  on ion-implantation runs,  
and two b a s i c  processes  f o r  doping t h e  e p i t a x i a l  f i l m s  were devised: 
2 2 2 
s ingle- ion  implant (1 o r  11 ) and double-ion implant  (21 ). Many 
v a r i a t i o n s  can b e  achieved by the  u s e  of  i o n  implantat ion.  Four 
processes  proved t o  be s a t i s f a c t o r y  f o r  t h e  p-gate CMOS/SOS process;  
t h e  schematic diagrams a r e  shown i n  Figs. 4 and 5. 
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Figure. 4 ,  Singlet-ion-implantation process.  
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Figure 5. Double-ion-implantation process. 
The i n t r i n s i c  SOS f i l m  is grown i n  t h e  s tandard  manner wi th  no 
i n t e n t k o n s l  doping. A thermal oxide is  g r o w  and i s  etched by means of 
n mask t o  form the  device  i s l a n d s  f o r  bo th  n- and p-channel t r a n s i s t o r s .  
The ep i - i s lands  a r e  etched by use  of t h e  thermal oxides as an  e t c h  mask. 
I n  t h e  implanta t ion-photores i s t  s t e p ,  t h e  oxide  e t ch ing  on t h e  
p-channel i s l a n d  is Eollowed by a n  ion-implantation s t e p ,  us ing  phos- 
phorus a t  a dose of 1.4 u lo1' cmm2 wi th  a beam energy of 150 keV. 
This  p l aces  t h e  dopant peak approximatr.ly 0.17 pm below t h e  su r f ace ,  
Af t e r  s t r i p p i n g  t h e  p h o t o r e s i s t  and removing t h e  oxide,  w e  a r e  ready 
f o r  the  growth of t h e  channel  oxide. A t  t h i s  s t e p  t h e  n-channel is- 
land i s  i n t r i n s i c  (I) and t h e  p-channel i s l a n d  i s  n-type (N). There- 
2 f o r e ,  t h i s  s i n g l e  implant process  i s  named t h e  I ( I /N)  process ,  
Next, t h e  "standard" process  i s  app l i ed  t o  complete t h e  device 
f ab r i ca t ion .  
2 2. I (N/N) Process  
2 The above-mentioned I (I/N) process  was s a t i s f a c t o r y  f o r  t h e  low- 
threshold-vol tage c i r c u i t s ;  however, i t  takes  two p h o t o r e s i s t  s t eps .  
Two a t tempts  were made t o  reduce one p h o t o r e s i s t  s t e p  by (1) implant- 
i n g  phosphorus over  t h e  e n t i r e  s u r f a c e  o f  t h e  f i lm ,  and then de f in ing  
t h e  ep i - i s lands ,  and (2) d e f i n i n g  t h e  i s l a n d s  and then implant ing  t h e  
phosphorus. 
Both i s l a n d s  have i d e n t i c a l  concent ra t ions  and a r e  of t h e  same type  
(N/N). Even though t h e  s u b s t r a t e  of t h e  n-channel t r a n s i s t o r  i s  n- 
type,  t h e  device  i s  i n  enhancement mode due t o  deep dep le t ion  of t h e  
s u b s t r a t e  by t h e  polys i l icon-ga te  work funct ion.  
3. ~ I ~ ( P / N )  Process 
2 The single- ion-implantat ion (I ) process  r e s t r i c t s  i t s e l f  t o  a 
low-threshold-voltage process .  To i n c r e a s e  bo th  r e l i a b i l i t y  and 
r a d i a t i o n  r e s i s t a n c e ,  i r  is dcv i r ab lo  t o  i n c r e a s e  t h e  tlrreslzold vo l t age  
of bo th  channels.  T f ~ i s  can bc aclrieved by a double-implant process  
(2r2). 
The snmn i n t r i n s i c  SQS films can b e  used f o r  t h e  double-implant 
process;  i. e. , both  ep i - i s lands  a r e  e tched u s i ~ l g  t h e  same photorosis t :  
s t e p  a s  i n  t h e  s ing le - implan ta t ion  process.  n-Channel i s l a n d s  are 
sh i e lded  by means of  t h e  second p h o t o r e s i ~ t  s t e p  and by implan t ing  w i t h  
phosphorus. S imi l a r ly ,  p-cllnnncl i s l a n d s  a r e  sh i e lded  by t h e  t h i r d  
phoCoresis t s t e p  and implant ing w i t h  boron. The p h o t o r e s i s t  and oxide  
a r e  removed, and t h e  "standard" proccss  follows. 
4. 212 (NP/N) Process  
2 The above-mcntioncd 2L (P/N) process  g ives  t h e  b e s t  c o n t r o l  ove r  
both channels;  however, i t  r e q u i r e s  t h r e e  p h o t o r e s i s t  s t e p s  t o  p repa re  
t h e  ep i - i s lands .  An netcmpt wus made tc? s imp l i fy  t h e  process  by I-m- 
p lan t ing  phosphorus over  t h e  e n t i r e  s u r f a c e  o f  t h e  SOS wafer ,  de f in ing  
t h e  i s l a n d s ,  and tlicn implant ing boron on n-channel i s l a n d s  by s h i e l d i n g  
the  p-channel i s l ands .  The n-channel i n l a n d s  are exposed t o  two implanta- 
t i o n s ,  n-type and p- typ~?  (M?), resulting i n  a n e t  p-type impurity.  In 
t h i s  way t r u e  cnhancc!mcn t-mode devices  are obta ined  on b o t h  channels  
2 
with  one photores.',st: s t e p  less than is  needed i n  t h e  21: (PIN) process .  
XV, GATE IkIPLANTATIQN 
The c o n t r o l  of i o n  implantation i n t o  p o l y ~ i l i c a r ~  on POS (po lys i l i con-  
o x i d ~ s i l i c o n )  s t r u c t u r e  and subsequent h e a t  t rea tment  3 s  very c r i t i c a l  
t o  wafer  processing.  The i n t e n t  is t o  dope t h e  i m p u r i t i e s  ss c l o s e  t o  
t h e  polysi l icon-oxide i n t e r f a c e  a s  p o s s i b l e  a f t e r  t h e  necessary thermal 
cyc les ,  The p e n e t r a t i o n  of  Impurity i ons  i n t o  t h e  channel ox ide  and 
s u b s t r a t e  through p o l y s l l i c o n  w i l l  h e  de t r imen ta l  t o  t h e  device  charac- 
t e - i s t i c s ,  s t a b i l i t y ,  and r c l i n b i l i t y .  If t h c  p e n e t r a t i o n  o f  t h e  impuri ty  
1.:; is too shal low and t h e  poly-Si02 i n t e r f a c e  i s  no t  doped adequate ly ,  
t h i s  w i l l  degrade Vt c o n t r o l  and a l s o  i n t roduce  undes i r ab l e  c a p ~ = i t a n c e .  
B. Experiment 
Implantat ion o f  boron and phosphorus i ons  i n t o  p o l y s i l i c o n  f i l m  
was performed, I n  o r d e r  t o  s tudy t h e  pene t r a t i on  of i o n  s p e c i e s  
through p o l y s i l i c o t ~ ,  p o l y s i l i c o n  was dcpos i tcd  on a s tepped oxide. 
The s tepped oxides  were grown on t h e  same bulic-sil icon wafer  by t h e  use 
of p h o t o r e s i s t  techniques.  The c ros s - sec t iona l  view of  a sample is shown 
shown i n  Fig,  6. 
BORON I O N  
I BULK S I L I C O N  n-TYPE 1 
Figure  6. Cross-sect ional  view of a POS sample designed t o  s tudy  
impuri ty  p e n e t r a t i o n  through t h e  p o l y s i l i c o n  f i lm .  
Four d i f f e r e n t  implant  dosages were used f o r  bo th  boron and phos- 
phorus. The a c c e l e r a t i n g  energ ies  were picked s o  t h a t  t h e  p ro j ec t ed  
range is  210 nm. The implanted w a f e ~ s  were exposed i n  one  o f  two 
anneal ing cycles .  The ion-implantat ion schedules  used and t h e  sub- 




Energy (keV) 60 1 8  0 
Pro jec ted  range (nm) 210 210 
Dose (cIu-~) 2 t o  16 x 1 0  15 2 t o  1 6  x 1 0  15 
Anneal 1 90 min i n  N2 a t  850°C 
Anneal 2 1 5  min i n  N2 a t  1050°C 
C. Resu l t s  
Sheet wesiistances were measured on a l l  wafers  a s  a func t ion  o f  
dosage and annea l ing  cycle.  The r e s u l t s  of  boron and phosphorus im- 
p l a n t a t i o n  are summarized i n  Tables 4 and 5,  and a r e  p l o t t e d  i n  Figs.  7 
and 8. 
TABLE 4. BOR3N IMPLANTATION (WITH E = 60 keV) ON 500-nm 
POLY S ILICON FILM 
Dose Sheet Res i s t snce  ( Q / O  ) 
(#/cm2) 90 mi11 N p  nr 850°C 1 5  min N2 a t  1050°C 
- 
4 LOO. 0 - +l. 23 51.7 k0.41 
TABLE 5. PHOSPLIORUS 1E.WLANTATION (WITH E = 180 keV) ON 
500-nrn POLYSIEICON FILM 
Sheet: Resistance (n/0 ) Dose ,- 
(t /cm2) 90 min N2 at 8!5O0C 15 min Np st 1050°C 
2 l 0 l 5  204.2 - 4-14.87 134.2 55.50 
DOSE ( ~ r n ' ~ )  
Figure 7. Sheet resistance of 500-nm polysilicon film 
implanted with 60-keV boron, 
Figu re  8. Shcet r e s i s t a n c e  of 500-nm p o l y s i l i c o n  f i l m  
implanted wi th  180-keV phosphorus. 
Af t e r  t h e  shact: r ~ s i s t n n c c  of  p o l y s i l i c o n  films was measurbd, 
t h e  poly and stepped o s i d c  werc s t r i pped .  The wafers  were eva lua tcd  
using spreading- rcs i s  t anca  and four-point  probes t o  check t h e  penetra- 
t i o n  of t h e  impurtlty spec i c s .  X t  was found t h a t  t h e  bu lk-s i l i con  sur- 
f a c e  r e s i s t i v i t y  was uniform ovcr  t h e  e n t i r e  wafer ,  i n d i c a t i n g  thtlc no 
inlpuri t y  i o n s  had pcnc t r a t c d  througll t h e  500-na p o l y s i l i c o n  f i lms  . 
These r e s u l t s  i n d i c a t e  t h a t  ion-impXan tntion technique can b e  
appl ied  f o r  t h e  doping of p o l y s i l i c o n  f i lms  f o r  e i t h e r  boron- o r  pllos- 
phorus-dopcd gates .  
V. SOURCE-BRAIN IEPLANTATION 
A. Introduction 
Source-drain implantat ion i s  w e l l  understood, and t h e  range (pen- 
e t r a t i o n  depth) of impurity ions  i s  not  a s  c r i t i c a l  a s  the  poly-gate 
implant a s  long a s  penet ra t ion  is deep and t h e  si l icon-sapphire in-  
t e r f a c e  is  reached. 
B. Experiment 
A t o t a l  of 1 6  SOS wafers and 8 bulk-si l icon c o n t r o l  wafers were ' 
implanted wi th  various doses using 60 keV of boron and 180 keV of 
phosphorus. Activat ion was performed i n  n i t rogen ambient f o r  90 min 
a t  8 5 0 " ~  o r  30 min a t  1050°C. After  t h e  a c t i v a t i o n  t h e  sheet  resis- 
tance was measured on a l l  wafers (SOS and bulk  s i l i c o n ) ,  and t h e  junc- 
t i o n  depth was measured on bu l l - s i l i con  wafers by a grooving and s t r a i n  
technique (Ref. 1 )  . 
C. Results  
The s h e e t  r e s i s t a n c e  and junction depth of t h e  PMOS and NllOS 
source-drain experiments a r e  measured a s  a function of implant dose 
and a c t i v a t i o n  cyclcs.  Thc r e s u l t s  a r c  presented i n  Tables 6 and 7 
and a r e  p l o t t e d  i n  Pigs. 9 and 10. 
1. B. McDonald and A. Goetzberger, "Measurement of t h e  Depth of Dif- 
fus ion Layer i n  Si l icon 1)y Grooving ~ e t h o d , "  J. Electrochem. Soc. 
109, 1 4 1  (1962). 
-
TABLE 6. BORON IMPLANTATION WITH E = 60 keV ON 600-nm SOS AND 
n-TYPE BULK-SILICON WAFERS 
90 min N2 nt 850°C 30  min N2 a t  1050°C 
Dose SOS Uulk-Si SOS Bulk-Si 
(c"i2) Rs (Q/O) Rs (Q/a)  x j  (nm) RI; RR x j  (nm) 
TABLE '7. PHOSPHORUS IMPLANTATION WITH E = 1 8 0  keV ON 600-nm SOS 
AND p-TYL'E BULK-SILICON WAFERS 
90 min N2 a t  850°C 30 m i n  N2 a t  1050°C 
Dose SOS Bulk-Si SOS Bulk-Si 
( ~ r n - ~ )  ' R s (Q/0) R ~ ( Q / ~ )  xj (nm) R~ (film) R~ (Q/o) d (nm) 
-- 
10 
loi5 2 4 6 8 l0I6 
DOSE (crnW2)  
Figure 9 .  Sheet: res i s tance  o f  600-nm SOS f i lm  implanted w i t h  
60-keV boron. 
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Figure 10. Sheet re s i s tance  of 600-nm SOS film implanted with 
180-keV phosphorus. 
V I .  TEST VEHICLE 
The SOS tent chip (TSC 010) contains sufficient devices and 
euff ic ient  access ib i l i ty  to  measure a l l  dcvice characterist ics,  
proceos parameters, and c ircuit  performance without becoming cumber- 
raaac. Figure 11 s h w s  the t e s t  chip which contains 138 transistors 
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Figure 11. Photo~nicrogrnph of the t e s t  ch ip  TCS 010. 
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TABLE 8. TEST VEHICLES ON SOS CHIP 
Tes t  Vehicle (Juan t i t y  BE Parameter 
Trans is  t o r  L1=2.O m i l  Wla2.8 m i l  
3 NMOS 
L280.3 m i l  W2~2.0 m i l  Vt, L s p  BVds 
3 PMOS 
L3-0.3 m i l  W3.6.0 m i 1  Bvoxp K' , '1 
Diffusion Tes t  4 n+ on NMOS 
+ RS (N-Ds) p on PMOS RS (P-DS) 
Meta l l i za t ion  
Tee t 
Capaci tor  
Poly g a t e  on NMOS RS ( N - P ~ ~ Y )  
Poly g a t e  on PMOS RS ( P - P ~ ~ Y )  
2 Cont inui ty  over  s t e p ,  RS, s t e p  coverage 
Cont rac t  Rc 
3 Poly on n-epi to,, BV (Si02) 
Poly on p-epi Qss, Cox' Ns 
Metal on p-epi 
Zener Diode 1 Four-stack BV (Zener) 
Ring O s c i l l a t o r  1 32-stage Speed, l i f e  
inc ludes  t h r e e  NMOS and t h r e e  PMOS t r a n s i s t o r s  w i t h  var ious  width/ 
length  r a t i o s ,  four  r e s i s t o r s ,  two devices  t o  t e s t  metal  con t inu i ty  
and con tac t  r e s i s t a n c e ,  t h ree  capac i to r s ,  one four-s tack Zener diode,  
and one 32-stage r i n g  o s c i l l a t o r .  These permit measurement of  thresh-  
old vo l t age  (V ), leakage c u r r e n t  ( Idss) ,  source-drain breakdown t 
vo l t age  (BV ), channel-oxide breakdown vo l t age  (BVox), channel con- ds  
ductance (K'), and l a t e r a l  d i f f u s i o n  ( x ~ ) .  Sheet r e s i s t a n c e  t e s t  
p a t t e r n s  e x i s t  f o r  source-drain d i f f u s i o n  and t h e  po lys i l i con  g a t e  o f  
both channels. 
The metal  p a t t e r n  c ros ses  over  44 s i l i con -ep i  and p o l y s i l i c o n  
s t e p s ,  g iv ing  a good i n d i c a t i o n  o f  whether o r  n o t  a metal step-cover- 
age problem e x i s t s .  There i s  a l s o  a s e r i e s  of  56 metal-to-epi and 
metal-to-poly con tac t s  t o  ensure t h e  q u a l i t y  of metal  contacts .  A 
Zener diode has been included so  t h a t  breakdown vol tage  can b e  mea- 
sured. 
For q u a l i t a t i v e ,  o f f - l ine  evaluat ions  of the  processing, th ree  
MDS capaci tors  have been included. These w i l l  permit measurement of 
oxide thickness,  breakdown voltage,  surface-s ta te  dens i ty  and sub- 
s t r a t e  doping (NS). These d a t a  w i l l  a i d  i n  more exact i n t e r p r e t a t i o n  
of the  MOS t r a n s i s t o r  data.  
A four-stack Zener diode i s  included t o  t e s t  t h e  g a t e  inpu t  pro- 
t e c t i v e  device, The Zener breakdown voltages (BV) a r e  measured a t  
d i f f e r e n t  cu r ren t  levels .  
The SOS test chip includes a 32-stage r i n g  o s c i l l a t o r ,  each s t a g e  
consis t ing  of a two-input: NOR gate. Its schematic diagram is shown i n  
Fig. 12. The output  waveform i s  pe r iod ic  and has  a one-zero-zero re- 
peat ing  pat tern .  This veh ic le  is  intended pr imar i ly  f o r  speed and 




Figure 12, 32-stage r i n g  o s c i l l a t o r .  
VII. ALL-ION-IMPLANTATXON PROCESS 
A. Xn troduction 
It is  t h e  ob jec t  of  t h i s  study t o  develop an all-ion-implantation 
process f o r  t h e  f ab r i ca t ion  of  CMOS devices on SOS wafers so a s  to  ob- 
+ t a i n  p s i l icon-gate  enhancement devices. The major advantages of t h i s  
process l i e  i n  the  e l iminat ion  o f  the  two-step e p i  deposi t ion  and repro- 
d u c i b i l i t y  of implant doping l eve l s .  Source-drain implantat ion should 
make a s i g n i f i c a n t  impact on y i e l d ,  s i n c e  both e tching and doping c o n t r o l  
of deposited oxides can be  a problem wi th  SOS c i r c u i t s .  
Processing of two l o t s  (Lot 51456 and S1605) was completed by means 
of the  TCS 010 t e s t  chip. The process parameters and t h e  c i r c u i t  perfor- 
mance of the  f i r s t  l o t  (Lot ~ 1 4 5 6 )  were analyzed, and a s l i g h t  modifi- 
ca t ion  was done on t h e  second l o t  (Lot S1605) t o  Improve t h e  device 
cha rac te r i s t i c .  
B. Process 
The q u a l i t a t i v e  desc r ip t ion  of the  process used f o r  t h e  above 
two l o t s  i s  shown i n  Fig. 13. The s i l i c o n  f i lm i s  grown i n  t h e  stan- 
dard manner with no i n t e n t i o n a l  doping. The l a y e r  is  normally 500 t o  
600 nm thick. I n  t h e  implantat ion s t ep  t h a t  follows, phosphorus is used 
11 -2 
a t  a dose of 1.4 t o  2.4 x 10 cm and an energy of 150 keV. This p laces  
the  dopant peak a t  approximately 170 nm below t h e  s i l i c o n  surface.  A 
t h i n  oxide is  then grown and etched with the  both-islands mask t o  form 
the  epi-substrates f o r  both n- and p-channel t r a n s i s t o r s .  This thermal 
oxide i s  used a s  the  e t c h  mask f o r  the  KOH-isopropanol s i l i c o n  etch. 
Epi-islands of PMOS devices a r e  sh ie lded wi th  pho to res i s t ,  and boron i s  
implanted t o  con t ro l  t h e  NMOS threshold voltage a t  a dose of 1.4 t o  
2 2.4 x lo1.' boronlcm and an energy of 100 keV. The pho to res i s t  and mask 
oxide a r e  then s t r ipped.  
SUBSTRATE IMPCANTATION PHOSPH'ORUS ( n )  
PHOSPHORUS ( n )  
r r r r r r r l r r r r  
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Figure 13. Cross-sectional view of all-ion-implantation 
process f o r  s i l i con-gate  CMOS/SOS process .  
SOURCE-DRAIN IMPLANTATION NMOS 
PHOSPHORUS (n+)  
1 1 1 1 1 1 1 1 1 1 1 1  




SOURCE-DRAIN IMPLANTATION PMOS 
BORON ( p t )  








I SAPPHIRE I 
Figure 13. (Continued) . 
The 110 k5-nm channel oxide is then grown i n  steamHC1 a t  940°C, 
The 500-nmthick polys i l icon l a y e r  i s  grown without: i n t e n t i o n a l  doping. 
2 The g a t e  was implanted with a dose of  4 t o  5 x loz5 boronlcm a t  an energy 
of 50 keV, The 250 +25-nm-thick oxide i e  deposited and pat terned by 
- 
means of  a poly mask, and then polys i l icon is etched by meano of plasma. 
+ A sh ie ld  f i lm is deposited and etched by use of t h e  n mask. !L'he 
source-drain implantat ion f o r  the  NMOS is  then performed with a dose 
2 of 1 t o  2 x 1015 phosphorus/cm a t  an energy of  170 keV. The PMOS 
+ i s l ands  a r e  sh ie lded during the  above implantation. me p photore- 
sist p a t t e r n  i s  performed so  t h a t  s h i e l d  f i l m  is l e f t  on NMOS i s l ands ,  
The source-cirain implantat ion f o r  t h e  PMOS is performed with 3 t o  
2 4 x 1015 boron/cm a t  an  energy of 70 keV. The energy f o r  both  the  phos- 
phorue and boron i s  chosen so t h a t  t h e  depth of  t h e  peak concentrat ion 
occurs a t  approximately 200 nm below the  su r face  of t h e  s i l i c o n  film. 
Af ter  s t r i p p i n g  of t h e  s h i e l d  f i lm,  800-nmthick f i e l d  oxide is  de- 
posited. A l l  of the  implanted impur i t ies  a r e  ac t iva ted  simultaneously 
f o r  15  min a t  1050°C, and then oxides are dens i f i ed  and su r face  s t a t e s  
a r e  anr~esled a t  Lower temperatures. Contacts a r e  etched by means of t h e  
contac t  mask; then the  metal mask i s  used t o  deposi t  and e t c h  1.2 
M.2-pwthick aluminum. A p ro tec t ive  oxide i s  deposi ted and then etched 
- 
by means of a bond-pad mask. The process i s  then completed, and the  wafers 
a r e  ready f o r  evaluation. 
A more de ta i l ed  desc r ip t ion  of these  processing s t e p s  is presented 
i n  o u t l i n e  form below: 
A. Sapphire wafer 
1. Incoming inspect ion  
2. Sapphire clean 
3. Predeposi t ion anneal (30 min H2 a t  12001C) 
4. Sapphire inspect ion  
Silicon-film deposit ion 
1. Deposit i n t r i n s i c  s i l i c o n  f i lm (0.6 5.1 pm) 
(20 s SiH4 a t  960°C) 
2. Visual inspection 
3. Evaluate r e s i s t i v i t y  
4. Measure thickness va r ia t ion  
Phosphorus implantation 
Implant phosphorus (n) 
Dose = 1.8 x 1011 cmw2 a t  E - 150 keV 
Both i s l ands  
1. Standard clean 
2. Grow s i l i c o n  dioxide (15 min steam a t  940°C) 
3. Photores is t  with i s lands  mask 
4. Etch oxide, v isual  inspection 
5. Remove photoresist: 
6. Etch s i l i c o n  (KOH-alcohol) , v i s u a l  inspect ion 
Boron implantation 
1. Photores is t  with wel l  mask 
2. Etch oxide; do not remove photores is t  
3. Implant boron (p) 
Dose = 2 X 1011 cm-2 a t  E = 100 keV 
4. Remove photores is t  
5. Etch oxide 
Channel oxide/polysi l icon deposition 
I. Standard clean 
2. Grow channel oxide (25 t o  30 min HC1-steam at 940°C) 
3. Deposit polys i l icon (0.5 -t;o.05 pm) 
Gate implantationldefi nitdun 
1. Scrub wafers * 2. Implant boron (p ) 
Dose = 5 x 1015 cm-2 a t  E 50 keV 
3. Standard clean 
4. Deposit oxide (0.2 t o  0.25 pm] 
5. Photores is t  with polys i l icon mask 
6. Etch oxide (buffered HF) 
7. Remove photores is t  
8. Etch polys i l icon (plasma) 
+ N implantation 
1. Standard c lean 
2. Deposit alu~ninum (1.2 i-0.2 pm) 
3. Photores is t  with n+ mayk 
4. Etch aluminum; do not remove photores is t  
5. Bake photores is t  
-t- 1. P i n ~ p l a n t a t i o n  
1. Stl~ndard c lcan  
2. Dcposi t alun~inwn (1. 2 3 . 2  \in\) 
3.  l l ho to rc s i s t  wit11 p+ nnoslc 
4. lZItcll a5tt111inuni; do not: relnovc p h o t o r e s i s t  
5. Ilaltc pllo t o r c s i s  t+ 
6. Tmplant boron ( ) E Dose = 5 x 10  5 cnIu2 a t  E = 70 keV 
7 .  ltcn~ovt? p l ~ o t o r c s l s  t. ntid alunllnun~ 
8. Etcll ox ide  on po l y s  i l i c o n  ( c a r e f u l l y )  
?. P i c l d  oxiclc/diffus:ion 
1. S tallclard c lean  
2. Dcposit: oxidc (0.8 t o  0.85 pm) 
3. Scrub wa lc r s  
4. Standard c l can  
5. n i f i t~sc l  (15 n i i ~ z  N2 a t  850°C) 
6 .  Dcnsify (15 nlin stcum11 a t  940°C) 
7. Annca1 (15 t ~ l l ~ l  forming gas a t  500°C) 
K. Contact 
1. P h o t o r e s i s t  w i t 1 1  conkact: mask 
2. Etch o ~ i d c  (buf Eercd 1IP) ; v i s u a l  i n spec t ion  
3. Rc~novc pho to rc s i s  t: 
L. M e t a l l i z a t i o n  
1. Standard c l can  
2. D i p  i n  1120-11P (50:J.) 
3. Deposit alurninu~l~ (1.2 s. 2 pm) 
4. C-V t e s t  
5. l 'hotorssis t w i t 1 1  mc t n l  ~naslc 
6. Etch ruetcll; v i s u a l  i n spec t ion  
7. Rcrnovc pilo torczsis t 
PI. nond pad 
1. Standard c l ean  
2. Dcposit protective oxide (0.55 t o  0.65 pm) 
3 .  Alloy nlun~inunl (15 miu forming gas a t  450°C) 
4 .  PhoCoresis t pad mnslc 
5. Etch oxiclc (bufi<?rc?d IIF-acetic ac.) ;  v i s u a l  i n spec t ion  
6 .  ltcniovo, photorcs i s  r 
0. C;Lrcui,t probe 
Five ion-implantation s t e p s  wore u t i l i z e d  on Lots 51456 and 
S1609: (1) pltospllorus rln~plantotion f o r  PkIOS s u b s t r a t e ,  (2) boron 
i n ~ p l a n t a t i o n  f o r  NlOS subs tratc, (3) higlr-dosugc boron impllan t n t i o n  f o r  
po lys i l i con  ga te ,  ( 4 )  higll-dosage phosphorus implanta t ion  f o r  MK)S sotirce- 
d r a i n ,  and, f i n a l l y ,  (5) higll-dosage boron implanta t ion  f o r  Ph!OS source- 
dra in .  T l ~ c  impluntnt ion d a t a  of  tire nbovc two l o t s  a r e  presented i n  Tnbles 
9 and 10. 
Af t e r  completion of tlrc process ,  TGS 010 dntn  were taken on each 
wafer by nlcans of tkc. Datatron Tester.* S t a t i s t i c a l  ana lyses  of  va r ious  
paranlctcrs a r e  ptescntcd $11 Tablca 11 and 12. 
n. Trans is  t o r  Ci~arnctcrrts t i c s  
Dcvicc c h n r o c t ~ r i s t i c s  for  NEDS and PklQS front Lots S1456 and 
S1609 arc slmwt~ i n  Figs.  14 and 15, Thc curves are e n t i r e l y  compnr  
a b l e  w i t l r  Clrose fro111 dcviccs lllndc by co l~ven t iona l  process ing  us ing  
d i f f u s i o n s  f uonl dopcd oxides. Thc g a t e  d i e l e c t r i c  breakdown vo l t age  
was i n  tllc 60- t a  70-V rnngc. TIIC S l i ~ e t  r e s i s t a n c e  of NEiOS source- 
d r a i n  i s  162.45 R/[J fo r  Lac Sl456; t h i s  i s  ~ l i g l l t l y  liigh and produced 
i ~ ; ~ d e s i r a b l ~ .  sourcc-c1r:tln con t a c t  problems on t h c  m1OS t r a n s i s  tor .  The 
plrospl~orus in,plontnt.i.oa dasagc was 1.0 x 1015 cm2. Tllc dosage was 
doubled on t h e  second lot:  (S1609), and, thus,  tlae s h e e t  r e s i s t a n c e  
was droppcd t o  99.25 12/I3 . 
The gate- t r a n s 1  cr c1l:tuactcris t i c s  of  tile t e s t  t r n n s i s  t o r s  from 
Lot S1609 :Ire shown in Pig. 16. The d r a i n  c u r r e n t  is  obta ined  on 
Cransrtstors w i th  L 6.35 yrn (0.25 ncll) and W = 50.8 prn (2.C mil)  as 
n func t ion  of gate vo lc igc  a t  Vd = 10 V. The dcviccs  i l l u s t r a t e d  h e r e  
are cnliancc~licnt mode w i t 1 1  V = 0.85 V ncld V t. 1.0 V a t  Id r l PA, tn t D 
and t l ~ c y  a r e  w e l l  bnlnnccct bccnusc bVt i s  only 0.15 V. The source- 
d r a i n  lcclkagc current: i s  Idss,, - 18 pA and Idssp 45 pA. 
*Dntatron Xnc., Santa  Atlo, CA. 
TABLE 9. IMPLAN'l'ATION DATA FOR LOT S1456 
Impurity Dose E 
Zniplantution Target  Source (cnlm2) (keV) Results 
S u b s t r a t e  PMOS Phosphorus 1.8 x 1 0  l1 150 V t p = 0 . 6 0 V W  
NHOs Boron 2.0 x loli 1 100 \ Vtn - 0.97 V EM 
(~hosphurua) ( l ,8  x 10 ) (150) 
Gate Poly Boron 4 . 0 ~ 1 0 ~ ~  50 R~ - 6 3 . 5 5 ~ / 0  
Source-Drain NMOS Phosphorus 1.0 x 10 l5 180 R~ = 162.45 Q/O 
PMOS fJoron 3.0 x 10 l5 70 R~ =44.54 Q/O 
TABLE 10. ZllPLANTATION DATA FOR LOT S1609 
Xapurity Dose IS 
IIIIP~HII Ca t: Lo11 Tnr ge t  So 111:ce 
- (cia-2) (kev) - Results 
PMOS Pllospl,orus 1.8 X 1011 150 V 0.79 V EM 
Su1)stra t e  t P Bo  on 2.0 x lol1 l  100 
NMOS (pllospl~orus) (1.8 10 ) (150) Vtn 1.06 V 
~ o l y  Boron 5 . 0 ~ 1 0 ~ ~  50 R~ - 5 i . 9 o n / o  
Source-Drain NMOS Pho~;pl~orus l5 1 7 0 1  Rs = 99.28 Q/o 1.0 X lol5 
PMOS I3orou 1.0 x 10 7 0 R~ = 32.65 n/o 
5.0 X 10 l5 70 
TABLE 11. INDIVIDUAL-LOT ANALVSIS (SOS) OF LOT S1456 
LOT=S1456 TYPE=TCSOlO PROC =ALGI~ RC A 




AVG STDV #WC AVG STDV 
T R l  VT (OA, V) 1.04 0.19 22 0.68 0.09 
IDSS (NA) 2.42 1.43 22 2.43 0.55 
BVDS (V) 31.26 1 .32 2 2 31.07 0.14 
K (pA/V2) 12.95 1 .31  22 5.36 0.32 
TR2 VT (OA,V) 0.97 0.008 21  0.60 0.07 
IDSS (NA) 17.50 15.99 22 1.22 0.79 
BVDS (V) 30.69 1 .39 22 30.65 0.40 
K (uA/V2) 111.99 17. G4 21  50.62 9.45 
TRJ Y'l (OA,V) 0 ,95 0.08 -- 3 3 0.54 0.07 
IDSS (NA) 20.84 20.47 1 9  3.51 1.14 
SVDS (V) 30.48 1.97 22 31.02 0.06 
K (pA/V2) 318.38 60.88 22 139.70 23.77 
L1=2.0 MIL L2=0.3 PlIL L3=0.3 MIL 
W1=2.8 MIL W2=2.0 MIL W3=6.0 MIL 
PROCESS PARAPlKTERS AND STAGE DELAY 
AVG STDV #WC 
METAL STEP COVEUGE (OiQI) 3.28 0.25 22 
lOO*KS 4- 44 MITl'AL STEPS 
CONTACT RESISTANCE (OIDl) 
FOR POLP-TO-l4IZTAL 34.53 7.56 2 2 
0.2 MIL x 0.4 MLL CON'I'ACT AREA 




ZENER DIODE AT 1OpA 
nv ('J) AT 1 0 O ~ A  
32-STAGE FREQUENCY (blllz) 6.49 1.06 2 2 
R I N G  OSC STAGE DELAY (NS) 2.46 0.36 22 
(VDD=LOV) 
TABLE 1 2 .  INDIVIDUAL-LOT ANALYSIS (SOS) AT LOT S1609 
LOTxS1609 TYPEmTCSOlO PROC =ALL-I 2 RC A 
EPIzO. 6pm ~ A ~ ~ - 0 5 / 1 7  77-0612117 7 #CHIP= 11 SSTC 
DIN I C  E PARAMETERS 
P-CHANNEL 
AVG STDV d WC AVG STDV NWC 








TR3 Vl (OA, V) 
IDSS (NA) 
UVDS (V) 
K ( P A / V ~ )  
L l ~ 2 . 0  MIL 





PROCESS PARAMETERS AND STAGE DELAY 
AVG STDV Iwc 
11 METAL STEP COVERAGE (01lM) 9.49 2.44 
100*RS f 44 METAL STEPS 
CONTACT RESISTANCE (OHM) 
FOR POLY-TO-METAL 51.14 2.17 
0 . 2  MIL x 0.4 MIL CONTRACT AREA 




ZENER DIODE AT 10pA 
IIV (V) AT 1OOpA 
32-STAGE FREQUENCY (P~IZ ) 3.80  0 .21  









( b )  PMOS T R A N S I S T O R  
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Lot S 1609 
GATE VOLTAGE ( V )  
F i g u r e  16. G a t e  t r a n s f e r  c h a r a c t e r i s t i c  f o r  b o t h  NMOS and PMOS 
t r a n s i s t o r s .  
C. Stage Delay 
The s t a g e  delay of tlie r i n g  o s c i l l n t o r  i s  2.46 ns (normally 5.5 
ns)  f o r  Lot Sl456; t h i s  is approximately two rimes f a s t e r  than t h a t  of 
the  standard process. This is p a r t l y  due t o  the  s h o r t c r  channel 
length 4.8 \im (0.19 m i l ) .  The channel length  of t h e  normally processed 
chip is 6.3 t o  7.6 prn (0.25 t o  0.3 m i l ) .  
The s t a g e  delay of tlte second l o t  (Lot S1609) ie 4.12 ns  which is 
33% f a s t e r  than t h a t  of tllc standard process. 
I X ,  CONCLUSIONS 
The o b j e c t i v e  of t h i s  program i s  t o  e s t a b l i s h  techniques f o r  t he  
f a b r i c a t i o n  of high-performance s i l i con -ga te  CMOS a r r ays  on SOS sub- 
strates which u t i l i z e  ion-implantation technology a s  an  a l t e r n a t i v e  t o  
convent ional  d i f f u s i o n  sources.  
Applicat ion of  i o n  implanta t ion  t o  SOS s u b s t r a t e s  has  several ad- 
vantages over  t h e  convent ional  in situ doped double-epi process.  
(1) I t  requ i r e s  only one e p i t a x i a l  f i l m  growth. The f i l m  can b e  in-  
t r i n s i c  and r equ i r e s  no impurity doping dur ing  t h e  depos i t i on  cycle.  
Therefore,  t h e  same s t a r t i n g  SOS wafers can b e  used f o r  var ious  
processes.  (2) Both p- and n-islands can b e  def ined  w i t h  one mask; 
t h i s  e l imina te s  a c r i t i c a l  p h o t o r e s i s t  and e t ch ing  s t e p  and permits  
c l o s e r  spacing of t h e  i s l a n d s ,  (3) The doping i s  uniform ac ros s  t h e  wafer  
and reproducib le  from run t o  run. 
The doping of g a t e  and source-drain,by ion-implantation'techniques 
is  adequate  f o r  device  f a b r i c a t i o n  and is  e a s i e r  t o  c o n t r o l  than t h e  con- 
ven t iona l  doping-oxide technique. The s h e e t  r e s i s t a n c e  o f  p o l y s i l i c o n  
f i lm  can b e  reduced e a s i l y  t o  30 Q/0 f o r  p-gate and 1 5  R/O f o r  n-gate 
and i s  adequate f o r  t h e  s i l i con -ga te  CMOS c i r c u i t s .  The implanted poly- 
s i l i c o n  was etched by rneans of plasma r a t h e r  than t h e  s e l f - l i m i t i n g  
p r e f e r e n t i a l  KOH-alcohol e t ch  and, t he re fo re ,  requi red  more a t t e n t i o n .  
However, plasma e t ch ing  i s  becoming more p r a c t i c a l  and r e l i a b l e  due t o  
improvements i n  technology. 
The device  c h a r a c t e r i s t i c s  a r e  e n t i r e l y  comparable t o  those  of  de- 
v i c e s  made by processes  based on convent ional  d i f f u s i o n  techniques. 
With l i m i t e d  number of  l o t s ,  t h e  opera t ing  speed has  been improved by 
a t  l e a s t  33%. The all-ion-implant process  on s i l i c o n - g a t e  C ~ ~ O S / S O S  w i l l  
be v i a b l e  once the  l i f e - t e s t  d a t a  on LSI c i r c u i t s  a r e  e s t ab l i shed .  
